

**REMARKS/ARGUMENTS**

This Request for Reconsideration is submitted in reply to the Final Office Action dated August 21, 2006, and within the TWO MONTH period extending to October 23, 2006. Claims 1-22 remain pending following entry of this Request for Reconsideration.

5

**Rejections under 35 U.S.C. 102**

The Office has re-asserted the exact same grounds of rejection under 35 U.S.C. 102 as provided in the Office Action of March 1, 2006. Therefore, contrary to the Office's statement, the Applicants' arguments presented in the response of June 1, 2006, are not 10 "moot", and are in fact fully relevant to the current outstanding rejections.

Claims 1, 8, 15, and 21-22 were rejected under 35 U.S.C. 102(b) as being anticipated by Bennett (U.S. Patent No. 5,404,464). These rejections are traversed.

With regard to claim 1, the Office has asserted that Bennett teaches at least one register in communication with a shared resource, wherein the at least one register is 15 configured to hold an address to be provided to the shared resource upon receipt of a clock signal. More specifically, the Office has asserted that the Last Slot ID Register (62) in the Bandwidth Maximizer Circuit (38) of Bennett teaches the at least one register of claim 1. As explained below, the Applicants disagree with this assertion by the Office.

Bennett (7:43-49) teaches that the Last Slot ID Register (62) is configured to hold, 20 i.e., store, the "Slot ID" of the last address request that was made. Bennett (6:2-7) teaches that the "Slot ID" represents the slot number of a memory module (14). Therefore, Bennett teaches that the "Slot ID" of the last address request is actually the slot number of the memory module (14) that contains the last address that was requested. It should be appreciated that the "Slot ID" as taught by Bennett is not equivalent to an address. This

fact is further clarified in the discussion provided by Bennett at (6:50-61), as provided below:

"In the present embodiment, the system memory is divided into blocks of 1 megabyte each. Thus, the slot numbers stored in each location of the slot I.D. mapping SRAM 60 are assigned on the basis of the 1-megabyte divisions of memory. For example, if the first megabyte of memory is mapped to a memory module 14 in slot 3 and the second megabyte of memory is mapped to a memory module 14 installed in slot 4, the computer operating system stores the identifier "3" (011 in binary) in the first location of the slot I.D. mapping SRAM 60, and the identifier "4" (100 in binary) in the second location of the slot I.D. mapping SRAM 60."

In view of the foregoing, the Applicants submit that the Last Slot ID Register (62), as taught by Bennett, does not in fact teach the register configured to hold an address to be provided to a shared resource upon receipt of a clock signal, as required by claim 1.

15 Additionally, the Applicants do not find another teaching in Bennett that would anticipate the register of claim 1.

In asserting that Bennett teaches the register configured to hold an address to be provided to a shared resource upon receipt of a clock signal, as required by claim 1, the Office points to Bennett's teachings at column 8, lines 13-28. Specifically, the Office 20 identifies Bennett as teaching the following: "The initiating CPU does not issue a strobe on the SADDS-signal line 44 until it enables the address bus 16." The Office asserts that this teaching by Bennett teaches the register configured to hold an address to be provided to a shared resource upon receipt of a clock signal, as required by claim 1. The Applicants disagree.

The teachings of Bennett at column 8, lines 13-28, do not mention a register in communication with a shared resource, particularly wherein the register is configured to hold an address to be provided to the shared resource upon receipt of a clock signal. At a minimum, the Office's characterization of Bennett is an extrapolation of what is actually disclosed by Bennett. Therefore, at a minimum, the Office's assertions regarding the teachings of Bennett do not satisfy the standard for lack of novelty (i.e., "anticipation") under 35 U.S.C. 102 as being that of strict identity.

Further with regard to claim 1, the Office has asserted that Bennett teaches a multiplexer for providing a next address to the at least one register. More specifically, the Office has asserted that the multiplexer (56) of Bennett teaches the multiplexer of claim 1. However, because Bennett does not teach the at least one register, as noted above, it is not possible for Bennett to teach a multiplexer for providing a next address "to the at least one register."

The foregoing notwithstanding, the multiplexer 56 of Bennett does not teach the feature of claim 1 regarding "the multiplexer being disposed outside of a critical timing path for addressing the shared resource." Figure 4 of Bennett and the associated discussion teach that the multiplexer 56 is connected between the address bus 70 and the early address signal line 84 that communicates with the bus controller 36. The early address signal to be provided to the bus controller 36 cannot be generated until the multiplexer 56 provides input to the Slot I.D. Mapping SRAM 60 so that the Last Slot I.D. Register 62 can be set. Therefore, it should be appreciated that the multiplexer 56 is in fact within the critical timing path for addressing the shared memory module 14.

The Office has referred to the teachings of Bennett at (6:40-44) as anticipating the feature of claim 1 regarding the multiplexer being disposed outside of a critical timing path for addressing the shared resource. However, beyond simply quoting Bennett (6:40-

44) the Office provides no further explanation as to how Bennett (6:40-44) is being interpreted to teach the multiplexer being disposed outside of a critical timing path for addressing the shared resource, as required by claim 1. The teaching of Bennett (6:40-44) does not suggest that the multiplexer 56 is disposed outside of a critical timing path for 5 addressing the memory module 14. Therefore, at a minimum, the Office's assertions regarding the teachings of Bennett do not satisfy the standard for lack of novelty (i.e., "anticipation") under 35 U.S.C. 102 as being that of strict identity. Moreover, the teaching of Bennett (6:40-44) indicates that the multiplexer 56 is in fact disposed within the critical timing path for addressing the memory module 14. Furthermore, the Office's 10 response to the Applicant's arguments fails to even acknowledge the requirement of claim 1 regarding the multiplexer being disposed outside of a critical timing path for addressing the shared resource.

In view of the foregoing, the Applicants submit that the multiplexer 56, as taught by Bennett, does not teach the multiplexer as required by claim 1. Additionally, the 15 Applicants do not find another teaching in Bennett that would anticipate the multiplexer of claim 1.

For at least the reasons discussed the Applicants respectfully submit that Bennett fails to teach each and every feature of claim 1. A claim is anticipated under 35 U.S.C. 102 only when each and every feature of the claim is taught by a single prior art 20 reference. Because Bennett does not teach each and every feature of claim 1, as discussed above, Bennett does not anticipate claim 1 under 35 U.S.C. 102. Also, because each of dependent claims 2-7 incorporates all the features of claim 1, the Applicants submit that each of claims 2-7 is patentable for at least the same reasons provided for claim 1. Therefore, the Office is requested to withdraw the rejections of claims 1-7.

With regard to claim 8, the Office has asserted that Bennett teaches at least one register configured to provide an address to an address port of a shared memory upon receipt of a clock signal. More specifically, the Office has asserted that claim 5 of Bennett (17:5-19) teaches the register of claim 8. The static random access memory recited in claim 5 of Bennett corresponds to the Slot I.D. Mapping SRAM 60 in the Bandwidth Maximizer Circuit (38) of Bennett. Also, the storage register recited in claim 5 of Bennett corresponds to the Last Slot I.D. Register 62 in the Bandwidth Maximizer Circuit (38) of Bennett. Therefore, the arguments presented above with respect to the at least one register in communication with a shared resource as recited in claim 1 are equally applicable to the at least one register recited in claim 8.

Additionally, the Office has referred to the teachings of Bennett at (6:40-44) as anticipating the feature of claim 8 regarding the multiplexer being disposed outside of a critical timing path for addressing the shared memory. Therefore, the arguments presented above with respect to the multiplexer recited in claim 1 are equally applicable to the multiplexer recited in claim 8.

For at least the reasons identified above, the Applicants submit that Bennett fails to teach each and every feature of claim 8. Therefore, Bennett does not anticipate claim 8 under 35 U.S.C. 102. Also, because each of dependent claims 9-14 incorporates all the features of claim 8, the Applicants submit that each of claims 9-14 is patentable for at least the same reasons provided for claim 8. The Office is requested to withdraw the rejections of claims 8-14.

With regard to claim 15, the Office has asserted that Bennett (8:13-28) teaches loading at least one register with an address to be provided to the shared resource, and providing the address to the shared resource from the at least one register upon receipt of a clock signal. Once again, the Office has referred to the Last Slot I.D. Register 62 in the

Bandwidth Maximizer Circuit (38) of Bennett as teaching the register loaded with an address to be provided to a shared resource upon receipt of a clock signal, as required by claim 15. As previously discussed with respect to claim 1, the Last Slot ID Register (62) of Bennett is configured to store a "Slot ID" of the last address request that was made, 5 wherein the "Slot ID" represents the slot number of a memory module (14). It should be appreciated that the "Slot ID" is not an address to be provided to a shared resource, i.e., to a shared memory. Therefore, the arguments presented above with respect to the at least one register in communication with a shared resource as recited in claim 1 are equally applicable to claim 15.

10 For at least the reasons identified above, the Applicants submit that Bennett fails to teach each and every feature of claim 15. Therefore, Bennett does not anticipate claim 15 under 35 U.S.C. 102. Also, because each of dependent claims 16-22 incorporates all the features of claim 15, the Applicants submit that each of claims 16-22 is patentable for at least the same reasons provided for claim 15. The Office is requested to withdraw the 15 rejections of claims 15-22.

The Applicants submit that claims 1-22 are in condition for allowance and request the Office to issue a Notice of Allowance. If the Examiner has any questions concerning the present Request for Reconsideration, the Examiner is kindly requested to contact the undersigned at (408) 774-6914. If any additional fees are due in connection with filing this Response, the Commissioner is also authorized to charge Deposit Account No. 50-0805 (Order No. SUNMP234). A duplicate copy of the transmittal is enclosed for this purpose.

Respectfully submitted,  
MARTINE PENILLA & GENCARELLA, LLP



Kenneth D. Wright  
Reg. No. 53,795

10  
15 Martine Penilla & Gencarella, LLP  
710 Lakeway Drive, Suite 200  
Sunnyvale, California 94086  
Tel: (408) 749-6900  
**Customer Number 32,291**

20